Implementation of Multiplier and Accumulator Unit Using Vedic Multiplier and Carry Save Adder

B. Mahalakshmi¹, SK. Haseena Parveen², Y. Swapna³, P. Rajarajeswari⁴ ¹Asst. Professor, Dept of ECE, Bapatla women's engineering college, Bapatla, AP, India. ^{2,3,4} UG students, Dept of ECE, Bapatla women's engineering college, Bapatla, AP, India.

ABSTRACT: The Multiply-Accumulate Unit(MAC) is an integral computational component of all digital signal processing (DSP) architectures and thus has a significant impact on their speed and power dissipation and area overhead. To reduce the delay and area consumption the adders and multipliers and replaced with efficient adder and multiplier thereby implementing an efficient MAC unit. In this paper, an efficient and high performance MAC unit is implemented using carry save adder and vedic multiplier for 32 bit operands. The proposed MAC unit has better area and delay compared to the existing MAC unit. The proposed method is synthesized and simulated using Xilinx vivado.

KEYWORDS: MAC, VHDL, Carry save adder (CSA), DSP. _____

Date of Submission: 20-09-2021

Date of acceptance: 05-10-2021

I. **INTRODUCTION**

In recent years, Multipy -Accumulate unit(MAC) is developing for various high-performance applications. MAC unit is a fundamental block in the computing devices, especially Digital Signal Processing (DSP). MAC unit performs multiplication and accumulation process. Basic consistsmultiplier, adder and accumulator. MAC unit model is designed by incorporating the various multipliers such as Array Multiplier, Ripple carry Array Multiplier, Vedic Multiplier, Wallace Tree Multiplier and DADDA Multiplier in the multiplier module and the performance of MAC unit models is analyzed in terms of area, delay and power.

DESIGN OF MAC UNIT II.

In digital communication digital signal processer (DSP) is an important block which performs several digital signal processing applications such as convolution, Discrete cosine Transform (DCT), fourier Transform, and so on. Every digital signal processer contains MCA unit. The MAC unit performs bothmultiplication and accumulation processes repeatedly in order to perform continuous and complex operations in digital signal processing.MAC unit also contains clock and reset in order to control its operation. Many researchers have been focusing on the design of advance MAC unit architectures.



Figure 1: Block diagram of MAC unit

III. DESIGN OF ADDER ARCHITECTURE

Different adders that can be used for the design of a MAC unit are ripple carry adder, carry save adder and carry look ahead adder. The carry save adder seems to be the most useful adder for our application. It is simply a parallel ensemble of k full-adders without any horizontal connection. Its main function is to add three k-bit integer A,B,and C to produce two integers C' and such that C'+S=A+B+C. As an example,let A=40,B=25,and C=20,we compute S andC'as show below:

A = 40 =	1 () 1	0	0 ()
B = 25 =	0	11	0	0 1	L
C = 20 =	0	1 0	1	0 ()
S = 37 =	1 0) ()	1	0	1
C' = 48 =	0 1	1	0	0 0	1

The ith of the sum si and the (i+1)th bit of the carry c'i+1 is calculated using the equations Si = Ai + Bi+Ci

$$C'i+1 = AiBi + AiCi + BiCi$$

In other wortds a carry save adder cell is just a full-adder cell



Figure2: Carry Save Adder

IV. DESIGN OF MULTIPLIER

Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in early twentieth century. Vedic mathematics is mainly word-formula which are termed as sutras. Vedic mathematics is the main given to the ancient system of mathematics or to be precise a unique technique of calculations based on simple rules and principles which main mathematical problems can be solved, be it arithmetic , algebra ,geometry or trigonometry. The system is based on vedic sutras or aphorisns, which are actually word formula describing natural ways of solving a whole range of mathematical problems. A simple digital multiplier (referred henceforth as vedic multiplier) architecture based on the urdhva thriyakbhvyam (vertically andcrosswise) sutra is presented. This sutra was traditionally used in ancient india for the multiplication of two decimal numbers in relatively less time.



figure 2: RTL schematic of proposed MAC unit



Figure 3: Technology schematic of MAC unit

Name	Value	0 ns	20 ns	40 ns	60 ns	80 ns	100 ns .	120 ns
谒 clk	1							
🐻 rst	1							
> 🐻 a[31:0]	0	0	s	3	21		35	X
> 😼 b[31:0]	0	0	2	5	18		37	*
> 😻 oup[63:0]	0	(•	10 25	_ • _ >	378 1673		*
堤 clk_period	iod 10000 ps							
Figure 4 :Simulation result								

Delay report:

Timing Report

Slack:	inf
Source:	b[11]
	(input port)
Destination:	n2/oup_reg[63]/D
Path Group:	(none)
Path Type:	Max at Slow Process Corner
Data Path Delay:	22.052ns (logic 4.257ns (19.303%) route 17.796ns (80.697%))
Logic Levels:	33 (IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=24)

Area report:

Clocking

BUFGCTRL (3%) Specific Feature Primitives Black Boxes Instantiated Netlists

Utilization						
Q ¥ €	Q, ¥, ♦ %	Hierarchy				
Hierarchy Summary	Name 1	Slice LUTs (14600)	Slice Registers (29200)	Bonded IOB (150)	BUFGCTRL (32)	
✓ Slice Logic	∨ mac	2193	64	130	1	
✓ Slice LUTs (15%)	> n1 (vedic32)	2134	0	0	0	
LUT as Logic (15%)	n2 (regis)	59	64	0	0	
 Slice Registers (<1%) 						
Register as Flip Flop (<1%)						
Memory						
DSP						
IO and GT Specific						
Bonded IOB (87%)						

Power report:

ow									
2	ž	0	C	1		Summary			
SPU	ettings umma ower S tilicatio Hier Sign Sign Logi UO (ny (137 Iupply in Deta archic Data (Data (SebRa SebRa (c (41.1 00.43	(116 W al (136 4.618 34.618 34.618 34.618 94	K, Margin 1851 W) W) W)	14/42	Power estimation from Synthesized files, simulation files or vectorities a change after implementation. Total On-Chip Power: Design Power Budget: Power Budget Margin: Junction Temperature: Thermal Margin: Effective 3JA; Power supplied to off-chip devices: Confidence level: Lunch Power Constraint Advisor for invalid switching activity	netlist. Activity derived from constraints analysis. Note: these early estimates can 137.116 W (Junction temp exceeded!) Not Specified NA 125.0°C -646 7°C (-122.7 W) 5.3°C/W 0 W Low of nd and fix	On-Chip Pox	Dynamic: 136.851 W (39%) 25% Signals 34.618 W (25%) 31% Lopic: 41.802 W (31%) 44% S 0: 60.430 W (44%) Device Static: 0.265 W (1%)

Evaluation table for area, delay & power:

	Area (LUT)	Delay(ns)	Power(w)
Proposed Mac unit	2193	22.052	137.116

VI. CONCLUSION

In this paper, we proposed a better adder and multiplier replacing the existing circuits that are used to design MAC unit which can be efficiently utilized to trade of power and delay and area over ahead our approach aimed to reduced delay of a conventional mac unit by replacing the multiplier and adder with vedic and CSA respectively synthesis and simulation results show that the proposed multipliers show better performance in terms of area delay and power by modifying the adder and multiplier architectures, we can achieve better results in terms of area.

REFERENCES

- N.R. Nagarajan, R. Balamurugan, "A DFT Tactic Aimed At Testable Q-Flop Rudiments", International journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, vol.8, issue 4, April 2019, pp 1261 – 1265.
- [2]. K. Kiruthiga, N. R. Nagarajan, "Implementation of low complex universal filtered multicarrier", International Journal of Advanced scientific research and Development.
- [3]. M. Maheswari, "Design of Reliable custom topology for Application Specific Network on chip", International Journal of Advanced Research in Electrical and Electronics and Instrumentation Engineering (IJAREEIE) vol. 4, Issue 5, pp. 4039-4046,may 2015.
- [4]. M.Maheswari, T. Margret Rosy,"Design of an Improved Finite Impulse Response (FIR) filter using Vedic Multiplier," CIIT International Journal of programmable Device Circuits and systems, vol.7, No.4, pp. 113-118, April-2015.